C-V Characterization of MOS Capacitors Using the 4200A-SCS Parameter Analyzer

APPLICATION NOTE



Introduction

Maintaining the quality and reliability of gate oxides of MOS structures is a critical task in a semiconductor fab. Capacitance-voltage (C-V) measurements are commonly used in studying gate-oxide quality in detail. These measurements are made on a two-terminal device called a MOS capacitor (MOS cap), which is basically a MOSFET without a source and drain. C-V test results offer a wealth of device and process information, including bulk and interface charges. Many MOS device parameters, such as oxide thickness, flatband voltage, threshold voltage, etc., can also be extracted from the C-V data.

Using a tool such as the Keithley 4200A-SCS Parameter Analyzer equipped with the 4210-CVU or 4215-CVU Integrated C-V Option for making C-V measurements on MOS capacitors can simplify testing and analysis. The 4200A-SCS is an integrated measurement system that can include instruments for both I-V and C-V measurements, as well as software, graphics, and mathematical analysis capabilities. The software incorporates C-V tests, which include a variety of complex formulas for extracting common C-V parameters.

This application note discusses how to use a Keithley 4200A-SCS Parameter Analyzer equipped with the 4210-CVU or 4215-CVU Integrated C-V Option to make C-V measurements on MOS capacitors. It also addresses the basic principles of MOS caps, performing C-V measurements on MOS capacitors, extracting common C-V parameters, and measurement techniques. The Keithley Clarius software that controls the 4200A-SCS incorporates many tests and projects specific to C-V testing. Each project is paired with the formulas necessary to extract common C-V parameters, such as oxide capacitance, oxide thickness, doping density, depletion depth, Debye length, flatband capacitance, flatband voltage, bulk potential, threshold voltage, metalsemiconductor work function difference, and effective oxide charge. This completeness is in sharp contrast to other commercially available C-V solutions, which typically require the user to research and enter the correct formula for each parameter manually.

Overview of C-V Measurement Technique

By definition, capacitance is the change in charge (Q) in a device that occurs when it also has a change in voltage (V):

$$C \equiv \frac{\Delta Q}{\Delta V}$$

One general practical way to implement this is to apply a small AC voltage signal (millivolt range) to the device under test, and then measure the resulting current. Integrate the current over time to derive Q and then calculate C from Q and V.

C-V measurements in a semiconductor device are made using two simultaneous voltage sources: an applied AC voltage signal (dV_{ac}) and a DC voltage (V_{dc}) that is swept in time, as illustrated in **Figure 1**.



Figure 1. AC and DC voltage of C-V Sweep Measurement

The magnitude and frequency of the AC voltage are fixed; the magnitude of the DC voltage is swept in time. The purpose of the DC voltage bias is to allow sampling of the material at different depths in the device. The AC voltage bias provides the small-signal bias so the capacitance measurement can be performed at a given depth in the device.

Basic Principles of MOS Capacitors

Figure 2 illustrates the construction of a MOS capacitor. Essentially, the MOS capacitor is just an oxide placed between a semiconductor and a metal gate. The semiconductor and the metal gate are the two plates of the capacitor. The oxide functions as the dielectric. The area of the metal gate defines the area of the capacitor.



Figure 2. MOS capacitor

The most important property of the MOS capacitor is that its capacitance changes with an applied DC voltage. As a result, the modes of operation of the MOS capacitor change as a function of the applied voltage. **Figure 3** illustrates a high frequency C-V curve for a p-type semiconductor substrate. As a DC sweep voltage is applied to the gate, it causes the device to pass through accumulation, depletion, and inversion regions.



Figure 3. C-V curve of a p-type MOS capacitor measured with the $\ensuremath{\mathsf{CVU}}$

The three modes of operation, accumulation, depletion and inversion, will now be discussed for the case of a p-type semiconductor, then briefly discussed for an n-type semiconductor at the end of this section.

Accumulation Region

With no voltage applied, a p-type semiconductor has holes, or majority carriers, in the valence band. When a negative voltage is applied between the metal gate and the semiconductor, more holes will appear in the valence band at the oxide-semiconductor interface. This is because the negative charge of the metal causes an equal net positive charge to accumulate at the interface between the semiconductor and the oxide. This state of the p-type semiconductor is called accumulation.

For a p-type MOS capacitor, the oxide capacitance is measured in the strong accumulation region. This is where the voltage is negative enough that the capacitance is essentially constant and the C-V curve is almost flat. This is where the oxide thickness can also be extracted from the oxide capacitance. However, for a very thin oxide, the slope of the C-V curve doesn't flatten in accumulation and the measured oxide capacitance differs from the actual oxide capacitance.

Depletion Region

When a positive voltage is applied between the gate and the semiconductor, the majority carriers are replaced from the semiconductor-oxide interface. This state of the semiconductor is called depletion because the surface of the semiconductor is depleted of majority carriers. This area of the semiconductor acts as a dielectric because it can no longer contain or conduct charge. In effect, it becomes an insulator.

The total measured capacitance now becomes the oxide capacitance and the depletion layer capacitance in series, and as a result, the measured capacitance decreases. This decrease in capacitance is illustrated in **Figure 3** in the depletion region. As a gate voltage increases, the depletion region moves away from the gate, increasing the effective thickness of the dielectric between the gate and the substrate, thereby reducing the capacitance.

Inversion Region

As the gate voltage of a p-type MOS-C increases beyond the threshold voltage, dynamic carrier generation and recombination move toward net carrier generation. The positive gate voltage generates electron-hole pairs and attracts electrons (the minority carriers) toward the gate. Again, because the oxide is a good insulator, these minority carriers accumulate at the substrate-to-oxide/well-to-oxide interface. The accumulated minority-carrier layer is called the inversion layer because the carrier polarity is inverted. Above a certain positive gate voltage, most available minority carriers are in the inversion layer, and further gatevoltage increases do not further deplete the semiconductor. That is, the depletion region reaches a maximum depth.

Once the depletion region reaches a maximum depth, the capacitance that is measured by the high frequency capacitance meter is the oxide capacitance in series with the maximum depletion capacitance. This capacitance is often referred to as minimum capacitance. The C-V curve slope is almost flat.

NOTE: The measured inversion-region capacitance at the maximum depletion depth depends on the measurement frequency. Therefore, C-V curves measured at different frequencies may have different appearances. Generally, such differences are more significant at lower frequencies and less significant at higher frequencies.

n-type Substrate

The C-V curve for an n-type MOS capacitor is analogous to a p-type curve, except that (1) the majority carriers are electrons instead of holes; (2) the n-type C-V curve is essentially a mirror image of the p-type curve; (3) accumulation occurs by applying a positive voltage to the gate; and (4) the inversion region occurs at negative voltage.

Performing C-V Measurements with the CVU

To simplify testing, a project has been created for the 4200A-SCS that makes C-V measurements on a MOS capacitor and extracts common measurement parameters such as oxide thickness, flatband voltage, threshold voltage, etc. The *MOS Capacitor C-V Project (cvu-moscap)* is included with all 4200A-SCS systems in the Clarius application. **Figure 4** is a screen shot of the project, which has three tests that generate a C-V sweep *(moscap-cvsweep)*, a 1/C² vs. Gate Voltage curve *(moscap-c-2vsv)*, and a doping profile *(moscap-dopingprofile)*. **Figure 4** also illustrates a C-V sweep generated with the *moscap-cvsweep* test. All of the extracted C-V parameters in these test modules are defined in the next section of this application note.



Figure 4. C-V sweep created with moscap-cvsweep test for the 4200A.

MOS Capacitor C-V Sweep (moscap-cvsweep) Test

This test performs a capacitance measurement at each step of a user-configured linear voltage sweep. A C-V graph is generated from the acquired data, and several device parameters are calculated using the Formulator, which is a tool in the 4200A-SCS's software that provides a variety of computational functions, common mathematical operators, and common constants. **Figure 5** shows the window of the Formulator. These derived parameters are listed in the Analyze view of the test.



Figure 5. Formulator window with parameters derived

MOS Capacitor I/C² vs. Gate Voltage Sweep (moscap-c-2vsv) Test

This test performs a C-V sweep and displays the capacitance (1/C²) as a function of the gate voltage (V_G). This sweep can yield important information about doping profile because the substrate doping concentration (N_{SUB}) is inversely related to the reciprocal of the slope of the 1/C² vs. V_G curve. A positive slope indicates acceptors and a negative slope indicates donors. The substrate doping concentration is extracted from the slope of the 1/C² curve and is displayed on the graph. **Figure 6** shows the results of executing this test module.



Figure 6. 1/C² vs. gate voltage plot generated with the CVU

MOS Capacitor Doping Profile (moscap-dopingprofile) Test

This test performs a doping profile, which is a plot of the doping concentration vs. depletion depth. The difference in capacitance at each step of the gate voltage is proportional to the doping concentration. The depletion depth is computed from the high frequency capacitance and oxide capacitance at each measured value of the gate voltage. The results are plotted on the graph as shown in **Figure 7**.



Figure 7. Doping profile extracted from C-V data taken with the CVU

Connections to the CVU

To make a C-V measurement, a MOS cap is connected to the CVU as shown in **Figure 8**. In the test, both the CVU ammeter and the DC voltage appear at the HCUR/HPOT terminals. See the next section, "Measurement Optimization," for further information on connecting the CVU to the device on a wafer.



Figure 8. Basic configuration to test MOS capacitor with the CVU

Measurement Optimization

Successful measurements require compensating for stray capacitance, measuring at equilibrium conditions, and compensating for series resistance.

Offset Correction for Stray Capacitance

C-V measurements on a MOS capacitor are typically performed on a wafer using a prober. The CVU is designed to be connected to the prober via interconnect cables and adaptors and may possibly be routed through a switch matrix. This cabling and switch matrix will add stray capacitance to the measurements.

To correct for stray capacitance, the Clarius software has a built-in tool for offset correction, which is a two-part process: the corrections for open and/or short are performed first, and then they can be enabled within a test.

To perform the corrections, select Tools and select CVU Connection Compensation. For an Open correction, select Measure Open. Probes must be up during the correction. Open is typically used for high impedance measurements (<10pF or >1M Ω).

For a Short correction, select Measure Short. Short the probe to the chuck. A short correction is generally performed for low impedance measurements (>10nF or <10 Ω).

After the corrections are performed, they must be enabled in the test. To enable corrections, select the CVU Open and/or Short checkboxes in the Terminal Settings pane (**Figure 9**).



Figure 9. CVU compensation window

Measuring at Equilibrium Conditions

A MOS capacitor takes time to become fully charged after a voltage step is applied. C-V measurement data should only be recorded after the device is fully charged. This condition is called the equilibrium condition. Therefore, to allow the MOS capacitor to reach equilibrium: (1) allow a sufficient Hold Time in the Test Settings panel to enable the MOS capacitor to charge up while applying a "PreSoak" voltage, and (2) allow a sufficient Sweep Delay Time before recording the capacitance after each voltage step of a voltage sweep. The appropriate Hold and Delay Times are determined experimentally by generating capacitance vs. time plots and observing the time for the capacitance to settle.

Although C-V curves swept from different directions may look different, allowing adequate Hold and Delay Times minimizes such differences. One way to determine sufficient Hold and Delay Times is to generate a series of C-V curves in both directions. Change the Hold and Delay Times for each pair of inversion \rightarrow accumulation and accumulation \rightarrow inversion curves until the curves look essentially the same for both sweep directions.

Hold and Delay Times When Sweeping from Inversion → Accumulation. When the C-V sweep starts in the inversion region and the starting voltage is initially applied, a MOS capacitor is driven into deep depletion. Thereafter, if the starting voltage is maintained, the initial high frequency C-V curve climbs toward and ultimately stabilizes to the minimum capacitance at equilibrium. However, if the initial Hold Time is too short, the MOS capacitor cannot adequately recover from deep depletion, and the measured capacitance will be smaller than the minimum capacitance at equilibrium. Set the "PreSoak" voltage to the first voltage in the voltage sweep and allow a sufficient Hold Time for the MOS capacitor to reach equilibrium.

However, once the MOS capacitor has reached equilibrium after applying the "PreSoak" voltage, an inversion \rightarrow accumulation C-V sweep may be performed with small delay times. This is possible because minority carriers recombine relatively quickly as the gate voltage is reduced. Nonetheless, if the Delay Time is too short, non-equilibrium occurs, and the capacitance in the inversion region is slightly higher than the equilibrium value. This is illustrated by the upper dotted line in **Figure 10.**



Figure 10. Effects of performing a C-V sweep too quickly

Hold and Delay Times When Sweeping from

Accumulation \rightarrow Inversion. When the C-V sweep starts in the accumulation region, the effects of Hold and Delay Times in the accumulation and depletion regions are fairly subtle. However, in the inversion region, if the Delay Time is too small (i.e., the sweep time is too fast), there's not enough time for the MOS capacitor to generate minority carriers to form an inversion layer. On the high frequency C-V curve, the MOS capacitor never achieves equilibrium and eventually becomes deeply depleted. The measured capacitance values fall well below the equilibrium minimum value. The lower dotted line in **Figure 10** illustrates this phenomenon.

Using the preferred sequence. Generating a C-V curve by sweeping from inversion to accumulation is faster and more controllable than sweeping from accumulation to inversion. Figure 11 illustrates a preferred measurement sequence.



Figure 11. Preferred C-V measurement Sequence

The device is first biased at the "PreSoak" voltage for the specified Hold Time. The bias or "PreSoak" voltage should be the same as the sweep start voltage to avoid a sudden voltage change when the sweep starts. During biasing, if necessary, a short light pulse can be applied to the sample to help generate minority carriers. However, before the sweep starts, all lights should be turned off. All measurements should be performed in total darkness because the semiconductor material may be light sensitive. During the sweep, the Delay Time should be chosen to create the optimal balance between measurement speed and measurement integrity, which requires adequate equilibration time.

Compensating for series resistance

After generating a C-V curve, it may be necessary to compensate for series resistance in measurements. The series resistance (R_{SERIES}) can be attributed to either the substrate (well) or the backside of the wafer. For wafers typically produced in fabs, the substrate bulk resistance is fairly small (<10 Ω) and has negligible impact on C-V measurements. However, if the backside of the wafer is used as an electrical contact, the series resistance due to oxides can significantly distort a measured C-V curve. Without series compensation, the measured capacitance can be lower than the expected capacitance, and C-V curves can be distorted. Tests for this project compensate for series resistance using the simplified three-element shown in Figure 12. In this model, $C_{\mbox{\scriptsize OX}}$ is the oxide capacitance and $C_{\mbox{\tiny A}}$ is the capacitance of the accumulation layer. The series resistance is represented by R_{SERIES}.



Figure 12. Simplified model to determine series resistance

The corrected capacitance (C_{ADJ}) and corrected conductance (G_{ADJ}) are calculated from the following formulas [1]:

$$C_{ADJ} = \frac{(G^2 + (2\pi fC)^2)C}{a_R^2 + (2\pi fC)^2}$$

$$G_{ADJ} = \frac{(G^2 + (2\pi fC)^2)a_R}{a_R^2 + (2\pi fC)^2}$$

where:

 $a_{R} = G - (G^{2} + (2\pi fC)^{2})R_{S}$

 C_{ADJ} = series resistance compensated parallel capacitance

C = measured parallel capacitance

 G_{ADJ} = series resistance compensated conductance

G = measured conductance

f = test frequency

 $R_{\rm S}$ = series resistance

The series resistance (R_s) may be calculated from the capacitance and conductance values that are measured

while biasing the DUT (device under test) in the accumulation region as follows:

$$R_{\rm S} = \frac{\left(\frac{G}{2\pi fC}\right)^2}{\left[1 + \left(\frac{G}{2\pi fC}\right)^2\right]G}$$

where:

 $R_{\rm S}$ = series resistance

G = measured conductance

C = measured parallel capacitance (in strong accumulation)

f = test frequency

NOTE: The preceding equations for compensating for series resistance require that the CVU be using the parallel model (Cp-Gp).

For this project, these formulas have been added into the Formulator so the capacitance and conductance can be automatically compensated for the series resistance.

Extracting MOS Device Parameters From C-V Measurements

This section describes the device parameters that are extracted from the C-V data taken in the three test modules in the *MOS Capacitor C-V Project*. The parameters are derived in the Formulator and the calculated values appear in the Sheet tab in the Analyze view of each test as shown in **Figure 13**.

Run	1 Formulas Lis	t RS= ((AT(MAVG(GP_C	BB, 5)/((2*PI*F_	GB)*MAVG(CP	_GB, 5)), MAXPC	S(MAVG(CP_G	B, 5))))^2/((1+((AT(MAV(Formulat	tor
	Cp_GB	Gp_GB	DCV_GB	F_GB	RS	AR	CADJ	COX	CMIN	INVCSQR	т
	3.4645E-9	36.4846E-6	-3.0000E+0	30.0000E+3	85.3264E+0	-19.4742E-9	3.4754E-9	3.4698E-9	90.0692E-12	#REF	-
	3.4633E-9	36.4740E-6	-2.9800E+0	30.0000E+3		-4.7268E-9	3.4741E-9			#REF	
	3.4621E-9	36.4524E-6	-2.9600E+0	30.0000E+3		158.2666E-12	3.4729E-9			82.9086E+15	
ł,	3.4609E-9	36.4374E-6	-2.9400E+0	30.0000E+3		10.4458E-9	3.4717E-9			82.9667E+15	
	3.4597E-9	36.4159E-6	-2.9200E+0	30.0000E+3		13.5522E-9	3.4705E-9			83.0257E+15	
	3.4585E-9	36.3938E-6	-2.9000E+0	30.0000E+3		17.2661E-9	3.4693E-9			83.0848E+15	
	3.4572E-9	36.3689E-6	-2.8800E+0	30.0000E+3		19.1980E-9	3.4680E-9			83.1443E+15	
	3.4559E-9	36.3514E-6	-2.8600E+0	30.0000E+3		28.4679E-9	3.4667E-9			83.2056E+15	
6	3.4547E-9	36.3206E-6	-2.8400E+0	30.0000E+3		23.3835E-9	3.4655E-9			83.2676E+15	
0	3.4534E-9	36.3083E-6	-2.8200E+0	30.0000E+3		39.6584E-9	3.4641E-9			83.3307E+15	
1	3.4521E-9	36.2819E-6	-2.8000E+0	30.0000E+3		40.3526E-9	3.4628E-9			83.3955E+15	
2	3.4507E-9	36.2581E-6	-2.7800E+0	30.0000E+3		45.5286E-9	3.4614E-9			83.4610E+15	
3	3.4493E-9	36.2374E-6	-2.7600E+0	30.0000E+3		55.0267E-9	3.4600E-9			83.5275E+15	
4	3.4480E-9	36.2034E-6	-2.7400E+0	30.0000E+3		48.0724E-9	3.4587E-9			83.5952E+15	
5	3.4465E-9	36.1833E-6	-2.7200E+0	30.0000E+3		58.5557E-9	3.4572E-9			83.6643E+15	
6	3.4451E-9	36.1589E-6	-2.7000E+0	30.0000E+3		63.6099E-9	3.4558E-9			83.7338E+15	
7	3.4436E-9	36.1332E-6	-2.6800E+0	30.0000E+3		69.5090E-9	3.4543E-9			83.8057E+15	
8	3.4421E-9	36.1037E-6	-2.6600E+0	30.0000E+3		70.9472E-9	3.4528E-9			83.8791E+15	
9	3.4406E-9	36.0822E-6	-2.6400E+0	30.0000E+3		81.4972E-9	3.4513E-9			83.9541E+15	
20	3.4390E-9	36.0475E-6	-2.6200E+0	30.0000E+3		80.0865E-9	3.4497E-9			84.0308E+15	
1	3.4375E-9	36.0144E-6	-2.6000E+0	30.0000E+3		79.6444E-9	3.4481E-9			84.1090E+15	
2	3.4358E-9	35.9866E-6	-2.5800E+0	30.0000E+3		86.8085E-9	3.4464E-9			84.1885E+15	
3	3.4342E-9	35.9480E-6	-2.5600E+0	30.0000E+3		82.0969E-9	3.4448E-9			84.2691E+15	
4	3.4325E-9	35.9198E-6	-2.5400E+0	30.0000E+3		88.1696E-9	3.4431E-9			84.3510E+15	

Figure 13. Extracted C-V parameters shown in the Sheet

Oxide thickness

For a relatively thick oxide (>50Å), extracting the oxide thickness is fairly simple. The oxide capacitance (C_{OX}) is the high frequency capacitance when the device is biased for strong accumulation. In the strong accumulation region, the MOS-C acts like a parallel-plate capacitor, and the oxide thickness (T_{OX}) may be calculated from C_{OX} and the gate area using the following equation:

$$T_{OX(nm)} = \frac{(10^7)A\varepsilon_{OX}}{C_{OX}}$$

where:

 T_{OX} = oxide thickness (nm)

 $A = \text{gate area} (\text{cm}^2)$

 $\epsilon_{\scriptscriptstyle OX}$ = permittivity of the oxide material (F/cm)

 C_{OX} = oxide capacitance (F)

 10^7 = units conversion from cm to nm

Flatband capacitance and flatband voltage

Application of a certain gate voltage, the flatband voltage (V_{FB}) , results in the disappearance of band bending. At this point, known as the flatband condition, the semiconductor band is said to become flat. Because the band is flat, the surface potential is zero (with the reference potential being taken as the bulk potential deep in the semiconductor). Flatband voltage and its shift are widely used to extract other device parameters, such as oxide charges.

 V_{FB} can be identified from the C-V curve. One way is to use the flatband capacitance method. For this method, the ideal value of the flatband capacitance (C_{FB}) is calculated from the oxide capacitance and the Debye length. The concept of Debye length is introduced later in this section. Once the value of C_{FB} is known, the value of V_{FB} can be obtained from the C-V curve data, by interpolating between the closest gate-to-substrate (V_{GS}) values [2].

The Debye length parameter (λ) must also be calculated to derive the flatband voltage and capacitance. Based on the doping profile, the λ calculation requires one of the following doping concentrations: N at 90% of W_{MAX} (refer to Nicollian and Brews), a user-supplied N_A (bulk doping concentration for a p-type, acceptor, material), or a user-supplied N_D (bulk doping concentration for an n-type, donor, material).

NOTE: The flatband capacitance method is invalid when the interface trap density (D_{IT}) becomes very large (10^{12} – 10^{13} or greater). However, the method should give satisfactory results for most users. When dealing with high D_{IT} values, consult the appropriate literature for a more suitable method.

The flatband capacitance is calculated as follows:

$$C_{FB} = \frac{C_{OX} \left(\varepsilon_{S} A / \lambda \right) (10^{2})}{C_{OX} + \left(\varepsilon_{S} A / \lambda \right) (10^{2})}$$

where:

 C_{FB} = flatband capacitance (F)

 C_{OX} = oxide capacitance (F)

 ε_s = permittivity of the substrate material (F/cm)

 $A = \text{gate area} (\text{cm}^2)$

 10^2 = units conversion from m to cm

 λ = extrinsic Debye length, which is calculated as follows:

$$I = \left(\frac{\varepsilon_{\rm S} kT}{q^2 N}\right)^{1/2} (10^{-2})$$

where:

 $\lambda = extrinsic Debye length$

 ϵ_s = permittivity of the substrate material (F/cm)

kT = thermal energy at room temperature (293K) (4.046 × 10⁻²¹J)

 $q = \text{electron charge} (1.60219 \times 10^{-19} \text{C})$

 $N_X = N$ at 90% W_{MAX} or N90W (refer to Nicollian and Brews; see References) or, when input by the user, $N_X = N_A$ or $N_X = N_D$

 10^{-2} = units conversion from cm to m

The extrinsic Debye length is an idea borrowed from plasma physics. In semiconductors, majority carriers can move freely. The motion is similar to a plasma. Any electrical interaction has a limited range. The Debye length is used to represent this interaction range. Essentially, the Debye length indicates how far an electrical event can be sensed within a semiconductor.

Threshold voltage

The turn-on region for a MOSFET corresponds to the inversion region on its C-V plot. When a MOSFET is turned on, the channel formed corresponds to strong generation of inversion charges. It is these inversion charges that conduct current. When a source and drain are added to a MOS-C to form a MOSFET, a p-type MOS-C becomes an n-type MOSFET, also called an n-channel MOSFET. Conversely, an n-type MOS-C becomes a p-channel MOSFET.

The threshold voltage (V_{TH}) is the point on the C-V curve where the surface potential (ϕ_s) equals twice the bulk potential (ϕ_B). This curve point corresponds to the onset of strong inversion. For an enhancement-mode MOSFET, V_{TH} corresponds to the point where the device begins to conduct. The physical meaning of the threshold voltage is the same for both a MOS-C C-V curve and a MOSFET I-V curve. However, in practice, the numeric V_{TH} value for a MOSFET may be slightly different due to the particular method used to extract the threshold voltage. C-V Characterization of MOS Capacitors Using the 4200A-SCS Parameter Analyzer

The threshold voltage of a MOS capacitor can be calculated as follows:

$$V_{TH} = V_{FB} \pm \left[\frac{A}{C_{OX}}\sqrt{4\varepsilon_{s}q|N_{BULK}\phi_{B}|} + 2|\phi_{B}|\right]$$

where:

 V_{TH} = threshold voltage (V)

 V_{FB} = flatband potential (V)

 $A = \text{gate area} (\text{cm}^2)$

 C_{OX} = oxide capacitance (F)

 ε_s = permittivity of the substrate material (F/cm)

 $q = \text{electron charge} (1.60219 \times 10^{-19} \text{C})$

 N_{BULK} = bulk doping (cm⁻³) (Note: The Formulator name for N_{BULK} is N90W.)

 ϕ_B = bulk potential (V) (Note: The Formulator name for ϕ_B is PHIB.)

The bulk potential is calculated as follows:

$$\phi_B = -\frac{kT}{q} \ln\left(\frac{N_{BULK}}{N_i}\right) (DopeType)$$

where:

 ϕ_B = bulk potential (V) (Note: The Formulator name for ϕ_B is PHIB.)

 $k = \text{Boltzmann's constant} (1.3807 \times 10^{-23} \text{J/K})$

T = test temperature (K)

 $q = \text{electron charge} (1.60219 \times 10^{-19} \text{C})$

 N_{BULK} = Bulk doping (cm⁻³) (Note: The Formulator name for N_{BULK} is called N90W.)

 N_i = Intrinsic carrier concentration (1.45 × 10¹⁰ cm⁻³)

DopeType = +1 for p-type materials and -1 for n-type materials

Metal-semiconductor work function difference

The metal-semiconductor work function difference (W_{MS}) is commonly referred to as the work function. It contributes to the shift in V_{FB} from the ideal zero value, along with the effective oxide charge [3][4]. The work function represents the difference in work necessary to remove an electron from the gate and from the substrate. The work function is derived as follows:

$$W_{MS} = W_M - \left[W_S + \frac{E_{BG}}{2} - \phi_B \right]$$

where:

 W_{MS} = work function

 W_M = metal work function (V) *

 $W_{\rm S}$ = substrate material work function, electron affinity (V) *

 E_{BG} = substrate material bandgap (V) *

 ϕ_B = bulk potential (V) (Note: The Formulator name for ϕ_B is PHIB)

*The values for W_M , W_S , and E_{BG} are listed in the Formulator as constants. The user can change the values depending on the type of materials.

The following example calculates the work function for silicon, silicon dioxide, and aluminum:

$$W_{MS} = 4.1 - \left[4.15 + \frac{1.12}{2} - \phi_B \right]$$

Therefore,

$$W_{MS} = -0.61 + \phi_B$$

and

$$W_{MS} = -0.61 - \frac{kT}{q} \ln \left(\frac{N_{BULK}}{N_i}\right)$$
 (DopeType)

where:

 W_{MS} = work function

 $k = \text{Boltzmann's constant} (1.3807 \times 10^{-23} \text{J/K})$

T = test temperature (K)

 $q = \text{electron charge} (1.60219 \times 10^{-19} \text{C})$

 N_{BULK} = bulk doping (cm⁻³)

DopeType = +1 for p-type materials and -1 for n-type materials

For example, for an MOS capacitor with an aluminum gate and p-type silicon ($N_{BULK} = 10^{16}$ cm⁻³), $W_{MS} = -0.95$ V. Also,

for the same gate and n-type silicon ($N_{BULK} = 10^{16}$ cm⁻³), $W_{MS} = -0.27$ V. Because the supply voltages of modern CMOS devices are lower than those of earlier devices and because aluminum reacts with silicon dioxide, heavily doped polysilicon is often used as the gate material. The goal is to achieve a minimal work-function difference between the gate and the semiconductor, while maintaining the conductive properties of the gate.

Effective and total bulk oxide charge

The effective oxide charge (Q_{EFF}) represents the sum of oxide fixed charge (Q_F), mobile ionic charge (Q_M), and oxide trapped charge (Q_{OT}):

$$Q_{EFF} = Q_F + Q_M + Q_{OT}$$

 Q_{EFF} is distinguished from interface trapped charge (Q_{IT}), in that Q_{IT} varies with gate bias and Q_{EFF} does not [5] [6]. Simple measurements of oxide charge using C-V measurements do not distinguish the three components of Q_{EFF} . These three components can be distinguished from one another by temperature cycling [7]. Also, because the charge profile in the oxide is not known, the quantity (Q_{EFF}) should be used as a relative, not an absolute, measure of charge. It assumes that the charge is located in a sheet at the silicon–silicon dioxide interface.

From Nicollian and Brews, Eq. 10.10, we have:

$$V_{FB} - W_{MS} = - \frac{Q_{EFF}}{C_{OX}}$$

where:

 V_{FB} = flatband potential (V)

 W_{MS} = metal-semiconductor work function (V)

 Q_{EFF} = effective oxide charge (C)

 C_{OX} = oxide capacitance (F)

Note that C_{OX} here is per unit of area. So that:

$$Q_{EFF} = \frac{C_{OX}(W_{MS} - V_{FB})}{A}$$

where:

 Q_{EFF} = effective oxide charge (C)

 C_{OX} = oxide capacitance (F)

 W_{MS} = metal-semiconductor work function (V)

 V_{FB} = flatband potential (V)

 $A = \text{gate area} (\text{cm}^2)$

For example, assume a 0.01cm², 50pF, p-type MOS-C with a flatband voltage of -5.95V; its N_{BULK} of 10¹⁶cm⁻³ corresponds to a W_{MS} of -0.95 V. For this example, Q_{EFF} can be calculated to be 2.5 × 10⁻⁸C/cm², which in turn causes the threshold voltage to shift ~5V in the negative direction. Note that in most cases where the bulk charges are positive, there is a shift toward negative gate voltages. The effective oxide charge concentration (N_{EFF}) is computed from effective oxide charge (Q_{EFF}) and the electron charge as follows:

$$N_{EFF} = \frac{Q_{EFF}}{q}$$

where:

 N_{EFF} = effective oxide charge density (cm⁻²)

 Q_{EFF} = effective oxide charge (C)

 $q = \text{electron charge} (1.60219 \times 10^{-19} \text{C})$

Substrate doping concentration

The substrate doping concentration (N) is related to the reciprocal of the slope of the $1/C^2$ vs. V_G curve. The doping concentration is calculated and displayed below the graph in the *moscap-c-2vsv* test as follows:

$$N_{SUB} = \frac{2}{q \varepsilon_{S} A^{2} \left(\frac{\Delta 1 / C^{2}}{\Delta V_{G}} \right)}$$

where:

 N_{SUB} = substrate doping concentration

 $q = \text{electron charge} (1.60219 \times 10^{-19} \text{C})$

 $A = \text{gate area} (\text{cm}^2)$

 ε_s = permittivity of the substrate material (F/cm)

 V_G = gate voltage (V)

C = measured capacitance (F)

Doping concentration vs. depth (doping profile)

The doping profile of the device is derived from the C-V curve based on the definition of the differential capacitance as the differential change in depletion region charges produced by a differential change in gate voltage [8].

The standard doping concentration (N) vs. depth (w) analysis discussed here does not compensate for the onset of accumulation, and it is accurate only in depletion. This method becomes inaccurate when the depth is less than two Debye lengths. The doping concentration used in the doping profile is calculated as:

$$N = \left| \frac{-2}{q \varepsilon_s A^2 \frac{d(1/C^2)}{dV}} \right|$$

The moscap-dopingprofile test computes the depletion depth (w) from the high frequency capacitance and oxide capacitance at each measured value of the gate voltage (V_G) [9]. The Formulator computes each (w) element of the calculated data array as shown:

$$W = A\varepsilon_{\rm S} \left(\frac{1}{C} - \frac{1}{C_{\rm OX}} \right) (10^2)$$

where:

W = depth (m)

A = the gate area (cm²)

C = the measured capacitance (F)

 ε_s = the permittivity of the substrate material (F/cm)

 C_{OX} = the oxide capacitance (F)

 10^2 = units conversion from cm to m

Once the doping concentration and depletion depth are derived, a doping profile can be plotted. This is done in the Graph of the *MOS Capacitor Doping Profile* (*moscap-dopingprofile*) test.

Summary

When equipped with the 4210-CVU or 4215-CVU option, the 4200A-SCS is a very useful tool for making both C-V and I-V measurements on MOS capacitors and deriving many of the common MOS parameters. In addition to the *MOS Capacitor C-V Project*, the 4200A-SCS includes other projects specifically for testing MOS capacitors. The *MOS Capacitor Lifetime Test Project* is used for determining generation velocity and lifetime testing (Zerbst plot) of MOS capacitors. *The MOS Capacitor Mobile Ion Project* determines the mobile charge of a MOS cap using the bias-temperature stress method. In addition to making C-V measurements, the SMUs can make I-V measurements on MOS caps, including leakage current and breakdown testing.

References

- E. H. Nicollian and J. R. Brews, MOS Physics and Technology (New York: Wiley, 1982), 224.
- 2. Ibid., 487-488
- 3. Nicollian and Brews, 462-477.
- S.M. Sze, *Physics of Semiconductor Devices*, 2nd edition. (New York: Wiley, 1985), 395–402.
- 5. Nicollian and Brews, 424–429.
- 6. Sze, 390–395.
- 7. Nicollian and Brews, 429 (Figure 10.2).
- 8. Nicollian and Brews, 380–389.
- 9. Nicollian and Brews, 386.

Additional Suggested Reading

D.K. Schroder, *Semiconductor Material and Device Characterization*, 2nd edition. (New York, Wiley, 1998).

Contact Information:

Australia 1 800 709 465 Austria* 00800 2255 4835 Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777 Belgium* 00800 2255 4835 Brazil +55 (11) 3759 7627 Canada 1 800 833 9200 Central East Europe / Baltics +41 52 675 3777 Central Europe / Greece +41 52 675 3777 Denmark +45 80 88 1401 Finland +41 52 675 3777 France* 00800 2255 4835 Germany* 00800 2255 4835 Hong Kong 400 820 5835 India 000 800 650 1835 Indonesia 007 803 601 5249 Italy 00800 2255 4835 Japan 81 (3) 6714 3010 Luxembourg +41 52 675 3777 Malaysia 1 800 22 55835 Mexico, Central/South America and Caribbean 52 (55) 56 04 50 90 Middle East, Asia, and North Africa +41 52 675 3777 The Netherlands* 00800 2255 4835 New Zealand 0800 800 238 Norway 800 16098 People's Republic of China 400 820 5835 Philippines 1 800 1601 0077 Poland +41 52 675 3777 Portugal 80 08 12370 Republic of Korea +82 2 565 1455 Russia / CIS +7 (495) 6647564 Singapore 800 6011 473 South Africa +41 52 675 3777 Spain* 00800 2255 4835 Sweden* 00800 2255 4835 Switzerland* 00800 2255 4835 Taiwan 886 (2) 2656 6688 Thailand 1 800 011 931 United Kingdom / Ireland* 00800 2255 4835 USA 1 800 833 9200 Vietnam 12060128

* European toll-free number. If not accessible, call: +41 52 675 3777



Find more valuable resources at TEK.COM

Copyright © Tektronix. All rights reserved. Tektronix products are covered by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies. 040320.SBG 1KW-60645-0