How to Debug USB 3.1 Gen 1 & Gen 2 Electrical Compliance Failures

APPLICATION NOTE



1. Introduction:

The USB Type-C[™] connector provides a smaller, thinner and more robust alternative to existing USB 3.1 connectors such as Standard and Micro. With the new Type-C connector the users can plug devices into hosts and hubs in both the directions compared to older connectors which were keyed to plugged in one way only. This reversible feature of the connector greatly simplifies the user experience. The application of the Type-C connector is expected to be adopted by all of the consumer market driven by the needs of ultra-thin consumer devices such as notebooks, tablets, smart phones, etc. where existing Standard-A and Micro-AB receptacles have too large of a form factor to meet those design needs.

Some of the USB 3.1 Type-C specification benefits include faster transfer rate, support for other high speed serial technologies such as Thunderbolt, DisplayPort over a single consolidated Type-C connector, a better mechanical design with a reversible connector. Simplified user experience is one of the reasons USB has been so successful in the peripheral consumer market. Another reason USB has done well is because of the ecosystem built to ensure product interoperability and the USBIF compliance and logo certification program supported by the growing number of test houses.

Tektronix is a major contributor to the USBIF certification program and provides complete automated and debug solution for USB Type-C electrical physical layer testing for Gen1 and Gen2.

2. Measurements supported

Tektronix supports all compliance (Normative) and informative measurements required for compliance certification. Key measurements are Jitter budget, eye diagrams, width@BER, SSC measurements (for SSC enabled DUTs), Tx equalization and LFPS.

The detailed list of normative measurements run is shown below:

Normative Tests	Gen1 (5G)	Gen2 (10G)
Tx Electrical Parameters		
Unit Interval	\checkmark	\checkmark
Random Jitter (Dual-Dirac)	\checkmark	\checkmark
Mask Hits	\checkmark	\checkmark
SSC		
TSSC-Freq-Dev-Max	\checkmark	\checkmark
TSSC-Freq-Dev-Min	\checkmark	\checkmark
TSSC-Mod Rate	\checkmark	\checkmark
SSC_dfdt		\checkmark
Tx Eye Mask		
Deterministic Jitter (Dual-Dirac)	\checkmark	\sim
Total Jitter (Dual-Dirac)	@1E-12 BER	@1E-12 BER
Eye Height	\checkmark	\sim
Eye Width	@1E-12 BER	@1E-6 BER
TxEQ		
PreShoot		\checkmark
DeEmphasis		\checkmark
LFPS		
Duty Cycle	\checkmark	
Fall Time	\checkmark	
Rise Time	\checkmark	
TPeriod	\checkmark	
Vcm-AC	\checkmark	
Vtx-Diff-PP	\checkmark	
TBurst	\checkmark	
TRepeat	\checkmark	

FIGURE 1. USB 3.1 Tx Normative tests for Gen1/Gen2.



FIGURE 2. Example test setup for USB 3.1 Gen2 Device Transmitter testing.

One example for how to setup for Tx measurements is shown above (USB Device Testing). The schematic shows the possible configurations for both USB 3.1 Standard-A and Type-C.

For USB Type-C, channel loss for Host or Device DUTs are the same unlike for the previous connectors which had different channel loss budget for host and device. Total channel loss for Type-C Gen2 is 23 dB and for Gen1 is 20 dB.

The compliance test point for all measurements is shown below. Measurements are made at the test point (TP1), and Tx specifications are applied after processing the measured data with the compliance reference equalizer.



Both short and long channel testing is required to comply with the requirements of the CTS. Short channel testing is performed with a direct connection to the Tx device using simple breakout fixture available from the USB-IF. Long Channel testing is performed by embedding the cable and fixture loss into the data that is captured.



FIGURE 4. Channel budget for USB Type-C.

FIGURE 3. Compliance test point reference.

3. Sigtest and DPOJET

Sigtest is an offline analysis tool for compliance provided by USB-IF. Whereas DPOJET is Tektronix internal tool for compliance and debug testing. Here are the list of measurements which Sigtest and DPOJET support:

USB Type-C Gen1							
Measurements	Sigtest v3.2.11.3	DPOJET					
Jitter budget(RJ,DJ and TJ)	Yes	Yes					
Eye diagram	Yes	Yes					
Width@BER	Yes	Yes					
SSC deviation	No	Yes					
SSC modulation rate	No	Yes					
Differential pk-pk voltage	No	Yes					
LFPS	Yes	Yes					
USB	USB Type-C Gen2						
Measurements Sigtest v4.0.23.2 DPOJET							
ivieasurements	Sigtest v4.0.23.2	DPOJET					
Jitter budget(RJ,DJ and TJ)	Yes	Yes					
Jitter budget(RJ,DJ and TJ) Eye diagram	Yes Yes	Yes Yes					
Jitter budget(RJ,DJ and TJ) Eye diagram Width@BER	Yes Yes Yes	Yes Yes Yes					
Jitter budget(RJ,DJ and TJ) Eye diagram Width@BER Height@BER	Yes Yes Yes No	Yes Yes Yes Yes Yes					
MeasurementsJitter budget(RJ,DJ and TJ)Eye diagramWidth@BERHeight@BERSSC deviation	Sigtest v4.0.23.2 Yes Yes Yes Yes Yes Yes Yes Yes Yes	Yes Yes Yes Yes Yes Yes					
Jitter budget(RJ,DJ and TJ) Eye diagram Width@BER Height@BER SSC deviation SSC modulation rate	Sigtest V4.0.23.2 Yes Yes Yes No Yes Yes	Yes Yes Yes Yes Yes Yes Yes					
MeasurementsJitter budget(RJ,DJ and TJ)Eye diagramWidth@BERHeight@BERSSC deviationSSC modulation rateDifferential pk-pk voltage	Sigtest V4.0.23.2 Yes Yes Yes No Yes Yes No	Yes Yes Yes Yes Yes Yes Yes Yes					
MeasurementsJitter budget(RJ,DJ and TJ)Eye diagramWidth@BERHeight@BERSSC deviationSSC modulation rateDifferential pk-pk voltageLFPS	Sigtest v4.0.23.2 Yes Yes	Yes Yes Yes Yes Yes Yes Yes Yes Yes					

FIGURE 5. Test comparison between SigTest and DPOJET.

4. DPOJET as a Debug Tool

Where TekExpress is purely a compliance-based testing tool, DPOJET is a more comprehensive tool for digging into the causes of compliance test failures and characterization/ verification of early designs to determine performance and get early insight to issues that may affect compliance test performance. DPOJET provides detailed control over measurement parameters, and reporting capabilities that allow users to document test outcomes for future reference or sharing with global teams. The following examples show how DPOJET can be used to dig into test failures, and provide confidence in design compliance to the USB specification.

Time Interval Error (TIE) measurements give a view of overall effects that jitter has on a system under test. TIE is a good starting point for determining how much jitter is present in the system, and then more specific jitter measurements such as Random Jitter (Rj) and Deterministic Jitter (Dj) can be used to further pin-point possible causes. The plot below shows a system with TIE that is approximately 50% of one Unit Interval (UI) on a USB3.1 Gen2 signal. This amount of TIE would cause failures of most if not all specified jitter amounts, and width requirements.



FIGURE 6. High TIE can be cause for test failure, indicating high levels of jitter in DUT.

Eye Diagram analysis using masks is an easy way to determine if a system under test complies with specification requirements at a high level. Mask violations may be related to eye height or eye width requirements, but typically indicate that there could be other problems in the system related to jitter and/ or amplitude. Bit errors produced by a system can also be of concern, and can be seen in an eye diagram impinging on the center of the eye. It is good to know that the error is occurring, but DPOJET measurements and plots can take this one step further.

The Mask Hits Eye Diagram plot below shows an eye diagram with a single bit error that has passed through the center of the eye and violated the waveform mask. The Mask Hits Waveform plot on the right gives a bit more information, showing exactly where the errant bit occurred in the waveform, giving users insight into the location of the error and helping them determine exactly when and where the error occurred.



FIGURE 7. Mask hits can be easily located in the waveform record using the Mask Hit Waveform plot in DPOJET.

The following plot details a system that has jitter components beyond what is specified by the USB3.1 specification, which is quickly seen when looking at the eye diagram and further detail is shown in the results panel below the eye. The Total Jitter (Tj) is well-beyond what is acceptable based on current specification guidance.



FIGURE 8. High levels of jitter in system cause test failures.

With this last picture of system performance, we get a better sense of possible causes for failures. Though Dj shows as passing, it is extremely close to the limit for failure (53ps). Given that there are many constituent jitter components that comprise the amount of Dj in a system, the causes of Dj are numerous. Dj can be caused by ISI, power supply issues, EMI, impedance mismatches and asymmetry in the system clock, just to name a few. Rj failures are more typically related to thermal noise, and other microscopic effects that are inherent to the physical design of the system.

To build confidence on the margin of devices, you need the ability to render an eye diagram with extrapolation and analyze the channel effect on the signal at the far end using different channel models. Go beyond simple pass/fail compliance and get in-depth debugging insight into compliance failures. DPOJET eye diagram plots with integrated BER contours (shown below) allow users to get an at-a-glance insight into system margin.



FIGURE 9. The BER Contour plot in DPOJET gives margin confidence with extrapolated contour levels.

5. CTLE with SDLA

For Gen2 testing, all DUTs have to pass through different CTLE parameters to get the maximum eye opening. Using Tektronix SDLA(Serial Data Link Analyzer) and DPOJET, this can be achieved easily.

- USB3.1 specification requires evaluation up to seven combinations of CTLE + DFE and find optimum setting under which to make TX measurements
- TekExpress does 7 presets settings in SDLA automatically.
 - SDLA CTLE equalizer
 - Bit Rate = 10Gb/s Nominal
 - PLL Type = 2
 - JTF BW MHz = 7.5
 - PLL Damp = 0.7
 - Clk Delay ps = 0



FIGURE 10. SDLA configuration. Find Optimum CTLE + DFE Settings.

The following is what the SDLA tool does for USBSSP:

- Vary CTLE setting, run to auto adjust DFE. Resultant waveform will appear in Ref4.
- Uses its own algorithm to calculate eye height and eye width, record these values
- Once measurements from all Presets are done, multiply eye height value and eye width value, and chooses Preset with largest value
- Perform TX measurements using this Preset.

6. Measurement Reporting

TekExpress and DPOJET reports give detailed information regarding not only measurement results, but a total system snapshot that includes scope settings, SW versions and more. Reports are saved to a single location, along with the waveform data that measurements were taken on, to ensure that the complete picture of system performance can be referenced and even re-created offline. Report archiving enhances confidence and enables a level of collaboration within your global teams to reduce your time to market.

A DPOJET example report has been included in the appendix at the end of this document.

7. Summary

In this application note we've discussed the addition of the Type-C connector and the benefits it brings to USB 3.1. These benefits include a faster transfer rate, support for Thunderbolt, and DisplayPort over a single consolidated Type-C connector, and a better mechanical design with a reversible connector. We've also covered the latest requirements from the USB 3.1 specification, and how Tektronix enables you to go beyond compliance testing with tools designed to help you get to the bottom of issues that can eat into margin and cost valuable testing time.

Tektronix equipment has been, and continues to be used, to certify millions of USB devices through industry workshops and at independent test labs. USB-IF members can leverage the Platform Integration Lab (PIL) to test and correlate early designs. The PIL is available for USB developers to test host and device interoperability and ensure that devices perform correct USB 3.1 electrical and link level signaling.

For more details about USB compliance testing visit the USB Implementers Forum page at www.usb.org. Here you will find detailed test procedures, white papers, and other support materials. Additional information about USB testing can be found at www.tektronix.com/usb. This site includes extensive materials like application notes, webinars and recommended test equipment. The links below will take you to just a few of the documents and webpages available on the Tek.com website to further enhance your understanding of USB testing:

Testing High Speed Serial Standards over Type-C

USB 3.1 What you need to know - Reference Guide

USB 3.1 Receiver Compliance Testing

Simplify your USB Type-C Design Validation - From Complexity to Confidence

8. Appendix

ter an	d Eye Diagram /	Analysis T	Iois: Measurement Report
			February 26, 2018 11:12:16 AM
nfiaur	ration		
Setup	Configuration		
Scone	Configuration		
Scope	e Model DPO73	3304DX	
Scope	e Serial No. PQ000	27 Build 37	
DPOJ	ET Version 10.0.6	106	
SPCS	tatus 🥝 Pa	SS	
Decks	Orafiauration		
Probe	econinguration	Ch1	Ch2 Ch3 Ch4
Name	No	TCA292D	1X TCA292D 1X
Tip	110.	-	· · ·
Extern	nal Attenuation (dB) 0.0	
Mode		-	
Globa Analv	sis Method	Jitter Only	4
Jitter	Separation Model	Spectral On	
Dual E Gatine	Dirac Model	PCIExpress Off	-
Qualif	fy	Off	
Popul	lation ontal Display Units	Off Seconds	-
Vertic	al Display Units	Volts	
RJ Lo	cked Value	Off	
Measu	rement Configu	ration	
Index	Measurement	Source(s)	Dther
	T.I.@ BER		.ages => Signal Type: AUTO, Clock Edge: Both Clock Recovery => Method: PLL – Custom BW, PLL Model: Type II, Damping: 710m, Bandwidth Type: Loop Loop BW: 6MHz, Nominal Data Rate: Manual, Bit Rate: 10Gb/s, Known Data Pattern: Off, Pattern Filename:
1	(TJ@BER1)	Ref1	2:Users\Public\Tektronix\Tekapplications\DPOJET\Patterns\PRBS127.txt RjDj => Pattern Detection/Control: Manual, Pattern Type: Arbitrary, Window Lengti Population: 100, Compensate For Scope Noise:, FalseBER = 1E-6 Filters => F1: Spec: No Filter, F2: Spec: No Filter General => Measurement Range Limit
			Vax: 1ns, Min: 0s, Custom Measurement Name: Edges => Signal Tures: AUTO, Clock Edges Bath L Clock Passwary => Mathed: DLL, Custom DW, DLL Medal: Tures II, Damping: 710m, Bandwidth Tures Lag
			Signar (pp: noto, Joan Lige, John Cocord) - noton Lige John Technologie (Strand Park) - Lige Signar (Print, Park), Strand Viet, Strand
2	<u>DJ-001</u>	Refi	∠usersiPublicitektronixitekappicationsi∪PUblite#atemsirktsiiz/.btt;kUji⇒ Pattern Detection/Lontroi: Manual, Pattern Type Aroitrary, window Lengtr 3opulation: 100, Compensate For Scope Noise, False Filters => F1: Spec: No Filter, F2: Spec: No Filter General ⇒> Measurement Range Limits Off, Max:
			v/in: 0s, Custom Measurement Name: 3f Config => Bit Type: All Rits I Clock Recovery => Method: PLL = Custom RW, PLL Model: Type II. Damping: 710m, Bandwidth Type: Loop RW, Loop RW, 6
3	Eye Height	Ref1	voming - Dir type in bio forder teevery - mental fee coastern Div, fee medal type in banging. Form bandward type edge Div, so voming - Data Rate Manual, Bit Rate: 10Gb/s, Known Data Pattern: Off, Pattern Filename:
	(Heighti)		2/10/2012/12/2012/12/2012/12/2012/12/2012/12/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2012/2
			Edges => Signal Type: AUTO, Clock Edge: Both Clock Recovery => Method: PLL – Custom BW, PLL Model: Type II, Damping: 710m, Bandwidth Type: Loop _oop BW: 6MHz, Nominal Data Rate: Manual, Bit Rate: 10Gb/s, Known Data Pattern: Off, Pattern Filename:
4	(Width@BER1)	Ref1	2:\Users\Public\Tektronix\Tekapplications\DPOJET\Patterns\PRBS127.kt] R[D] => Patern Detexton/Control: Manual, Pattern Type: Arbitrary, Window Lengt Doullation: T00 Compensate For Score Noise: FastBRER = 15: Ref. I Eithers = 21: Spec. No Either (Specific No Either General => Measurement Range Lingt
			Vax: 1us, Min: 1us, Custom Measurement Name:
5	CP9 UI (SSP UI1)	Ref1	≟dges => Signal Type: DATA Hitters => F1: Spec: No Hitter, F2: Spec: 3rd Order, Freq: 198kHz, RampTime/F: 5.0505us, BlankingTime/F: 5.0505us Genera Vleasurement Range Limits: Off, Max: 1ms, Min: 0s, Custom Measurement Name:
6	CP9 VTx-Diff-PP (SSP VTx-Diff-	Ref1	Dock Recovery ≕> Method: PLL – Custom BW, PLL Model: Type II, Damping: 710m, Bandwidth Type: Loop BW, Loop BW: 6MHz, Nominal Data Rate: Manua Rate: 10Gb/s, Known Data Pattern: Off. Pattern Eilename: C:\ sers}Public/Tektroniv/Tekanplications}DPO. ETJPatterns}PRBS127 brt I General => Measuremy
<u> </u>	PP1)		Range Limits: Off, Max: 1V, Min: -1V, Custom Measurement Name:
7	Height @BER1	Ref1	sit Config => Bit Type: All Bits, Start, 50%, End: 50%, # of Bins: 1 [Clock Recovery => Method: PLL – Custom BW, PLL Model: Type II, Damping: 710m, Banc Type: Loop BW, Loop BW: 6MHz, Nominal Data Rate: Manual, Bit Rate: 10Gb/s, Known Data Pattern: Off, Pattern Filename:
	<u>Integration</u>	1.com	D:\Users\Public\Tektronix\Tekapplications\DPOJET\Patterns\PRBS127.txt BER => Target BER: 6 General => Measurement Range Limits: Off, Max: 500mV 50mV, Custom Measurement Name:
			3 3 Config => Bit Type: All Bits, Mask: C:\Users\Public\Tektronix\TekApplications\USBSSP\Masks\USBSSP_Rx_Normative_Short.msk Clock Recovery => Me 2 L = Curstom RW_PL_Model: Type Damping: 710m, Bandwidth Type: Loop RW_Loop RW_6MHz_Norminal Data Rate: Manual, Bit Rate: 10/GMs, Known (
8	Mask Hits1	Ref1	Pattern: Off, Pattern Filename: C:\Users\Public/Tektronix\Tekapplications\DPOJET\Patterns\PRBS127.txt General => Measurement Range Limits: Off, Max:
		II	Journis, Min. Units, Custom Measurement Name
Sourc	e Reference Lev	rels	
Sourc	e Autoset Method	Ris	High Rise Mid Rise Low Hysteresis Fall High Fall Mid Fall Low
Ch1 Ch2	Auto	1V	0V -1V 30mV 1V 0V -1V
Ch3	Auto	1V	0V -1V 30mV 1V 0V -1V
Math1	Auto I Auto	10	0V -1V 30mV 1V 0V -1V
Math2	2 Auto	182	3mV -4.1481mV -190.59mV 13.983mV 182.3mV -4.1481mV -190.59mV
Math3 Math4	Auto	11	0V -1V 30mV 1V 0V -1V 0V -1V 30mV 1V 0V -1V
Ref1	Auto(Low-High(fu	ıll wfm)) 402	38mV -12.793mV -427.97mV 31.138mV 402.38mV -12.793mV -427.97mV
Ref2 Ref3	Auto Auto(Low-High(fr	1V (II wfm)) 199	UV -1V 30mV 1V 0V -1V 31mV -302.01uV -199.91mV 14.971mV 199.31mV -302.01uV -199.91mV
Ref4	Auto((Min-Max))	169	32mV 4.3669mV -160.89mV 12.394mV 169.62mV 4.3669mV -160.89mV
Minar			
viiscel	Gating Qualify	Population	
State	Off Off	Off	
Sourc	e		
Sizo			
Size	1- 1-		

FIGURE 11A. Example DPOJET Report.

DataRate and Pattern Length Source Data Rate Pattern Type Pattern Length REF1 10.000Gb/s Repeating 655350UI

Measurement Results

Hide Current Aquisitions Summary View

Description	Mean	Std Dev	Max	Min	High Limit	Low Limit	High Margin	Low Margin	p-p	Population	Max-cc	Min-cc	Pass/Fail
TJ @ BER, Ref1	37.659ps	0.0000s	37.659ps	37.659ps	Max : 67.100ps		Max : 29.441ps		0.0000s	1	0.0000s	0.0000s	Pass
Current Acquisition	37.659ps	0.0000s	37.659ps	37.659ps					0.0000s	1	0.0000s	0.0000s	
<u>DJ-δδ1, Ref1</u>	5.9603ps	0.0000s	5.9603ps	5.9603ps	Max : 53.000ps		Max: 47.040ps		0.0000s	1	0.0000s	0.0000s	Pass
Current Acquisition	5.9603ps	0.0000s	5.9603ps	5.9603ps					0.0000s	1	0.0000s	0.0000s	
Eye Height, Ref1	269.82mV	0.0000V	269.82mV	269.82mV	Min : 1.2000V	Min : 70.000mV	Min : 930.18mV	Min : 199.82mV	0.0000V	1	0.0000V	0.0000V	Pass
Current Acquisition	269.82mV	0.0000V	269.82mV	269.82mV					0.0000V	1	0.0000V	0.0000V	
Width @ BER , Ref1	62.502ps	0.0000s	62.502ps	62.502ps		Min : 48.000ps		Min : 14.502ps	0.0000s	1	0.0000s	0.0000s	Pass
Current Acquisition	62.502ps	0.0000s	62.502ps	62.502ps					0.0000s	1	0.0000s	0.0000s	
CP9 UI, Ref1	100.23ps	0.0000s	100.23ps	100.23ps	Mean : 100.53ps	Mean : 99.970ps	Mean : 296.47fs	Mean : 263.53fs	0.0000s	1	0.0000s	0.0000s	Pass
Current Acquisition	100.23ps	0.0000s	100.23ps	100.23ps					0.0000s	1	0.0000s	0.0000s	
CP9 VTx-Diff-PP, Ref1	1.2217V	109.85mV	1.5963V	744.64mV	Mean : 1.2000V	Mean : 70.000mV	Mean : -21.722mV	Mean : 1.1517V	851.68mV	1.2203M	395.76mV	-404.00mV	Fail
Current Acquisition	1.2217V	109.85mV	1.5963V	744.64mV					851.68mV	1.2203M	395.76mV	-404.00mV	
Height @BER1, Ref1	429.31mV	0.0000V	429.31mV	429.31mV	Min : 1.2000V	Min : 70.000mV	Min : 770.69mV	Min : 359.31mV	0.0000V	1	0.0000V	0.0000V	Pass
Current Acquisition	429.31mV	0.0000V	429.31mV	429.31mV					0.0000V	1	0.0000V	0.0000V	
Mask Hits1, Ref1	1.0000		1.0000	1.0000	Max:1					7000			Fail
Hits In Segment 1	0.0000		0.0000	0.0000						7000			
Hits In Segment 2	1.0000		1.0000	1.0000						7000			
Hits In Segment 3	0.0000		0.0000	0.0000						7000			

Pass/Fail Summary

Limits Information

Location	C:\Users\Public\Tektronix\TekApplications\USBSSP\Limits
File Name	USBSSP_CP9_Normative_Limits.xml

Description

Pass/Fail Information

weasurement	IJ @ BER			
Source1	Ref1			
	Value	High Limit	Low Limit	Pass Fail
Max	37.659ps	67.100ps		Pass

Pass/Fail Information

Measurement	DJ-661			
Source1	Ref1			
	Value	High Limit	Low Limit	Pass Fail
Max	5.9603ps	53.000ps		Pass

Pass/Fail Information

Measurement	Eye Height	1		
Source1	Ref1			
	Value	High Limit	Low Limit	Pass Fail
Min	269.82mV	1.2000V	70.000mV	Pass

Pass/Fail Information

Measurement	Width @ BER			
Source1	Ref1			
	Value	High Limit	Low Limit	Pass Fail
Min	62 502ps		48 000ps	Pass

Pass/Fail Information

Measurement CP9 UI Source1 Ref1

oouroci	i i i i i i i i i i i i i i i i i i i			
	Value	High Limit	Low Limit	Pass Fail
Mean	100.23ps	100.53ps	99.970ps	Pass

Pass/Fail Information

Measurement	CP9 VTx-Diff-PP			
Source1	Ref1			
	Value	High Limit	Low Limit	Pass Fail
Mean	1.2217V	1.2000V	70.000mV	Fail

Pass/Fail Information

Measurement	Height @BER1			
Source1	Ref1			
	Value	High Limit	Low Limit	Pass Fa
Min	429.31mV	1.2000V	70.000mV	Pass

Pass/Fail Information

Measurement Mask Hits1 Source1 Ref1 T

FIGURE 11B. Example DPOJET Report.



FIGURE 11C. Example DPOJET Report.

Contact Information:

Australia* 1 800 709 465 Austria 00800 2255 4835 Balkans, Israel, South Africa and other ISE Countries +41 52 675 3777 Belgium* 00800 2255 4835 Brazil +55 (11) 3759 7627 Canada 1 800 833 9200 Central East Europe / Baltics +41 52 675 3777 Central Europe / Greece +41 52 675 3777 Denmark +45 80 88 1401 Finland +41 52 675 3777 France* 00800 2255 4835 Germany* 00800 2255 4835 Hong Kong 400 820 5835 India 000 800 650 1835 Indonesia 007 803 601 5249 Italy 00800 2255 4835 Japan 81 (3) 6714 3086 Luxembourg +41 52 675 3777 Malaysia 1 800 22 55835 Mexico, Central/South America and Caribbean 52 (55) 56 04 50 90 Middle East, Asia, and North Africa +41 52 675 3777 The Netherlands* 00800 2255 4835 New Zealand 0800 800 238 Norway 800 16098 People's Republic of China 400 820 5835 Philippines 1 800 1601 0077 Poland +41 52 675 3777 Portugal 80 08 12370 Republic of Korea +82 2 6917 5000 Russia / CIS +7 (495) 6647564 Singapore 800 6011 473 South Africa +41 52 675 3777 Spain* 00800 2255 4835 Sweden* 00800 2255 4835 Switzerland* 00800 2255 4835 Taiwan 886 (2) 2656 6688 Thailand 1 800 011 931 United Kingdom / Ireland* 00800 2255 4835 USA 1 800 833 9200 Vietnam 12060128

> * European toll-free number. If not accessible, call: +41 52 675 3777 Rev. 090617

Find more valuable resources at TEK.COM

Copyright © Tektronix. All rights reserved. Tektronix products are coverwed by U.S. and foreign patents, issued and pending. Information in this publication supersedes that in all previously published material. Specification and price change privileges reserved. TEKTRONIX and TEK are registered trademarks of Tektronix, Inc. All other trade names referenced are the service marks, trademarks or registered trademarks of their respective companies. 03/18 EA 61W-61373-0

